Nick Brown's Avatar

Nick Brown

@nickbrown-hpc.bsky.social

Senior Research Fellow @epcc.bsky.social, University of Edinburgh. Interested in novel architectures, HPC, FPGAs, RISC-V, programming language design and LLVM & MLIR.

152 Followers  |  120 Following  |  83 Posts  |  Joined: 09.01.2025
Posts Following

Posts by Nick Brown (@nickbrown-hpc.bsky.social)

Preview
CAKE The CAKE Network+ facilitates knowledge exchange and sustainable collaboration across the UK Digital Research Infrastructure (DRI) communities.

Looking for funding opportunities across UK DRI?
A range of resources and funding schemes are currently available to support activities and projects. Explore what’s on offer by visiting the website of CAKE, the Computational Abilities Knowledge ExchangeNetwork+ : cake.ac.uk/funds/

30.01.2026 13:38 β€” πŸ‘ 2    πŸ” 2    πŸ’¬ 0    πŸ“Œ 0
Preview
An MLIR Lowering Pipeline for Stencils at Wafer-Scale The Cerebras Wafer-Scale Engine (WSE) delivers performance at an unprecedented scale of over 900,000 compute units, all connected via a single-wafer on-chip interconnect. Initially designed for AI, th...

Preprint at arxiv.org/abs/2601.17754

29.01.2026 12:38 β€” πŸ‘ 1    πŸ” 0    πŸ’¬ 0    πŸ“Œ 0

Excited our paper on stencil compiler for @cerebrassystems.bsky.social #WSE has been accepted to ASPLOS . Using MLIR, without any code changes across three frontends we have highly competative performance against manually written code and around 14x performance of 128 A100 GPUs.

29.01.2026 11:36 β€” πŸ‘ 5    πŸ” 2    πŸ’¬ 1    πŸ“Œ 0
Post image Post image Post image Post image

Recurring theme of @hipeac.bsky.social this week has been the intersection of compilers and architectures to address challenges in #ai, especially llm. Really exciting when @jocare.bsky.social announced #HiPEAC 2027 will be held in Glasgow!

29.01.2026 09:41 β€” πŸ‘ 4    πŸ” 1    πŸ’¬ 1    πŸ“Œ 0
Post image Post image

In Krakow this week for @hipeac.bsky.social , Teresa from #BSC kicking off the #RISCV for #HPC workshop, a day of interesting talks and discussions

26.01.2026 09:07 β€” πŸ‘ 2    πŸ” 2    πŸ’¬ 0    πŸ“Œ 0

Very true, and lots to be said for it as it makes debugging rather simple and means can easily leverage a bunch of different compilers and their optimisations as the "backend" so you don't need to reinvent wheel

06.01.2026 12:10 β€” πŸ‘ 1    πŸ” 0    πŸ’¬ 0    πŸ“Œ 0

My PhD student Gabriel had a busy time at #SC25 and has written up his experiences, especially presenting a couple of papers leveraging #MLIR for #FPGAs. One at the LLVM workshop on a Fortran+OpenMP flow for #Xilinx #FPGAs and another at H2RC workshop on a Fortran intrinsics flow for AI engines

18.12.2025 13:44 β€” πŸ‘ 2    πŸ” 2    πŸ’¬ 0    πŸ“Œ 0

There are lots of exciting #HPC and #AI projects going on at @epcc.bsky.social , with quite a few more to start in 2026. Come join us!

18.12.2025 13:20 β€” πŸ‘ 4    πŸ” 2    πŸ’¬ 0    πŸ“Œ 0
Post image Post image Post image

Thanks @kieranleach.bsky.social for doing a great tour of the @epcc.bsky.social #ACF facility for Christian from @unipaderborn.bsky.social and @stevenwright.bsky.social from @yorkuniversity.bsky.social. I always learn a lot from these, and was great to see the new #Cirrus on its 1st day of service

09.12.2025 16:52 β€” πŸ‘ 2    πŸ” 0    πŸ’¬ 0    πŸ“Œ 0

Hi Jan, the University will publish it at (at some point!) but if you are interested I can certainly send you a link to a local copy (I will check with Mark on this but can't imagine he will have any issues). He certainly leveraged the HBM, I think it would be OK on U250 etc too but slower

08.12.2025 16:50 β€” πŸ‘ 1    πŸ” 0    πŸ’¬ 0    πŸ“Œ 0
Post image Post image

Many congratulations to my @epcc.bsky.social PhD student Mark Klaisoongnoen who passed his PhD viva today! Exploring accelerating financial workloads on #FPGAs, Mark researched techniques for improving performance & energy efficiency. The U280 was a prop only, he doesn't get to keep it ;)

08.12.2025 16:23 β€” πŸ‘ 8    πŸ” 1    πŸ’¬ 1    πŸ“Œ 0
Post image

Nick Brown from @epcc.bsky.social is up now.

05.12.2025 12:08 β€” πŸ‘ 2    πŸ” 1    πŸ’¬ 1    πŸ“Œ 0
ARCHER2-Cirrus stand at CIUK25

ARCHER2-Cirrus stand at CIUK25

CAKE stand at CIUK25

CAKE stand at CIUK25

Attending #CIUK25? Our colleagues are looking forward to meeting you! Find us at the stands for ARCHER2-Cirrus and the CAKE Network Plus.
EPCC at #CIUK2025:https://edin.ac/4pR8dpL

04.12.2025 11:16 β€” πŸ‘ 4    πŸ” 1    πŸ’¬ 0    πŸ“Œ 0
Post image Post image Post image

Very cool, a home made Motorola 68k system on breadboard with 512KB of RAM and booting Linux from ROM. Hooked up and specialised by Jeremy Cohen from Imperial based on design by Steve Chamberlin. Running Linux to play Colossal Cave Adventure over uart

04.12.2025 16:59 β€” πŸ‘ 24    πŸ” 3    πŸ’¬ 1    πŸ“Œ 0

Regardless, it was much larger than last time in St. Louis :) A couple of sessions I went to felt a bit smaller than counterparts at SC24, but it's always difficult to tell. Exhibition (as always) seemed very large - walking through to the stadium pitch for part of the exhibition was pretty cool :)

25.11.2025 11:28 β€” πŸ‘ 1    πŸ” 0    πŸ’¬ 1    πŸ“Œ 0

Sorry I couldn't be there today as I was involved in the H2RC workshop at the same time, but it looks like you had a great session :)

21.11.2025 22:26 β€” πŸ‘ 1    πŸ” 0    πŸ’¬ 0    πŸ“Œ 0
SC25 logo

SC25 logo

It's our last day at #SC25!
@nickbrown-hpc.bsky.social and Gabriel Rodriguez-Canal will present their paper 'Programmer productivity and performance on AMD's AI Engines: Offloading Fortran intrinsics via MLIR a case-study'.
Find them in 263-264 at 9:38am CST.

21.11.2025 13:00 β€” πŸ‘ 3    πŸ” 1    πŸ’¬ 0    πŸ“Œ 0
Post image Post image Post image

Well-done to my PhD student Gabriel Rodriguez-Canal @epcc.bsky.social who gave a great talk about our work support Fortran intrinsics on #AMD #AIEs at #SC25 #H2RC. The first step in #AIE Fortran support. dl.acm.org/doi/pdf/10.114…

21.11.2025 16:39 β€” πŸ‘ 8    πŸ” 1    πŸ’¬ 0    πŸ“Œ 0
Post image Post image Post image

Fascinating talk by Ilan Tayari from @nextsilicon.com at #SC25 #H2RC about Maverick 2. Based on dataflow help solving the issue with traditional architectures around (very) low ALU occupancy, their architecture will move #HPC away from Von Neumann architecture

21.11.2025 16:20 β€” πŸ‘ 5    πŸ” 2    πŸ’¬ 0    πŸ“Œ 0
Post image Post image Post image Post image

I really enjoyed chairing the panel on an open #HPC ecosystem at #SC25 Thanks to @fclc.bsky.social from @tenstorrent.bsky.social , Teresa from @bsc-cns.bsky.social, Tony from #Redhat, Daniele from #E4computer-engineering and Penporn from @developers.google.com

20.11.2025 23:37 β€” πŸ‘ 10    πŸ” 1    πŸ’¬ 0    πŸ“Œ 0
Post image Post image

Was really great to meet @jeffgeerling.com at the @epcc.bsky.social booth at #SC25, we had a fascinating chat and I was really inspiring to hear about some of Jeff's projects and activities. Also really cool to chat with him about our Raspberry PI mini supercomputer #WeeArchie

20.11.2025 23:27 β€” πŸ‘ 24    πŸ” 3    πŸ’¬ 0    πŸ“Œ 0
SC25 logo

SC25 logo

Attending #SC25? See our website for all our SC activities: www.epcc.ed.ac.uk/whats-happen...

17.11.2025 12:30 β€” πŸ‘ 3    πŸ” 1    πŸ’¬ 0    πŸ“Œ 0
Post image Post image

Well done to my @epcc.bsky.social PhD student Gabriel Rodriguez-Canal who presented his paper at the #LLVM #SC25 workshop today on an MLIR-based Fortran & OpenMP flow for #AMD #FPGAs.

Preprint at arxiv.org/pdf/2511.08713

17.11.2025 20:30 β€” πŸ‘ 3    πŸ” 1    πŸ’¬ 0    πŸ“Œ 0
International workshop on RISC-V for HPC (RISCV-HPC) at SC25 Workshop details

Yup, we will upload slides to riscv.epcc.ed.ac.uk/community/wo... and all papers are already available at dl.acm.org/doi/proceedi...

17.11.2025 18:16 β€” πŸ‘ 1    πŸ” 0    πŸ’¬ 0    πŸ“Œ 0
Post image Post image Post image Post image

A wide range of talks so far this morning at the @riscv.org.web.brid.gy #SC25 workshop. Driving analogue systems from #RISCV, coupling with spiking neural networks, and profiling tooling all demonstrates the flexibility the technology gives us to do cool things

17.11.2025 16:36 β€” πŸ‘ 3    πŸ” 1    πŸ’¬ 1    πŸ“Œ 0
Post image Post image

Shashank NemawarkarΒ from #condorcomputing, part of #andes , kicks off the @riscv.org.web.brid.gy workshop at #SC25 talking about #hpc CPU design. Lots of interesting talks ahead this morning.

17.11.2025 15:12 β€” πŸ‘ 2    πŸ” 0    πŸ’¬ 0    πŸ“Œ 0
Post image

Steve Dean from HPE kicking off the β€œSustainable Supercomputing” workshop at #SC25 - the room is pretty packed already, but there are a few more seats in room 264 if you want to join. Lots of interesting presentations still to come!

16.11.2025 20:07 β€” πŸ‘ 7    πŸ” 1    πŸ’¬ 0    πŸ“Œ 0
Post image Post image

Was great to visit @ncar-cisl.bsky.social last week in Boulder and Cheyenne, we have a centre to centre collaboration via the #EPSRC #CONTINENTS project and they have some really impressive facilities and work. Great discussions ahead of then travelling to St. Louis for #SC25 this week

16.11.2025 21:59 β€” πŸ‘ 3    πŸ” 2    πŸ’¬ 0    πŸ“Œ 0
Post image Post image

The @epcc.bsky.social #SC25 booth starting to go up, hanging sign and all

15.11.2025 17:39 β€” πŸ‘ 15    πŸ” 2    πŸ’¬ 0    πŸ“Œ 1
Preview
We’re Showcasing RISC-V at SC25, the World’s Largest Supercomputing Conference I’m heading to SC25 in St. Louis next week to advocate for the growing role of RISC-V in high-performance computing (HPC), alongside my peers in the RISC-V HPC special interest group (SIG).

Thanks @riscv.org.web.brid.gy publishing my article highlighting #RISCV activities coming up at #SC25 this week, a workshop on Monday morning showcasing some of the latest developments and then a panel on adopting a fully open #HPC ecosystem on Thursday 1:30pm

riscv.org/blog/risc-v-...

15.11.2025 03:04 β€” πŸ‘ 6    πŸ” 1    πŸ’¬ 0    πŸ“Œ 0